

VLSI PROJECT LIST (VHDL/Verilog)

A New VLSI Architecture of Parallel Multiplier—Accumulator Based on Radix-2 Modified Booth Algorithm. An Efficient Architecture for 3-D Discrete Wavelet Transform. The Design of FIR Filter Base on Improved DA Algorithm and its FPGA implementation. Design of On-Chip Bus with OCP Interface. Design of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix. Low Complexity and Fast Computation for Recursive MDCT and IMDCT algorithms A Robust UART Architecture Based on Recursive Running Sum Filter for Better Noise Performance Single chip encryptor/ decryptor core implementation using AES algoritham implementation of IEEE 802.11 a WLAN Baseband Processor Design of Simple Spectrum Analyzer
The Design of FIR Filter Base on Improved DA Algorithm and its FPGA implementation. Design of On-Chip Bus with OCP Interface. Design of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix. Low Complexity and Fast Computation for Recursive MDCT and IMDCT Algorithms A Robust UART Architecture Based on Recursive Running Sum Filter for Better Noise Performance Single chip encryptor/ decryptor core implementation using AES algorithm Implementation of IEEE 802.11 a WLAN Baseband Processor
Design of On-Chip Bus with OCP Interface. Design of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix. Dow Complexity and Fast Computation for Recursive MDCT and IMDCT Algorithms A Robust UART Architecture Based on Recursive Running Sum Filter for Better Noise Performance Single chip encryptor/ decryptor core implementation using AES algoritham Implementation of IEEE 802.11 a WLAN Baseband Processor
Design of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix. Low Complexity and Fast Computation for Recursive MDCT and IMDCT Algorithms A Robust UART Architecture Based on Recursive Running Sum Filter for Better Noise Performance Single chip encryptor/ decryptor core implementation using AES algoritham implementation of IEEE 802.11 a WLAN Baseband Processor
Low Complexity and Fast Computation for Recursive MDCT and IMDCT Algorithms A Robust UART Architecture Based on Recursive Running Sum Filter for Better Noise Performance Single chip encryptor/ decryptor core implementation using AES algoritham implementation of IEEE 802.11 a WLAN Baseband Processor
A Robust UART Architecture Based on Recursive Running Sum Filter for Better Noise Performance Single chip encryptor/ decryptor core implementation using AES algoritham implementation of IEEE 802.11 a WLAN Baseband Processor
Noise Performance Single chip encryptor/ decryptor core implementation using AES algoritham Implementation of IEEE 802.11 a WLAN Baseband Processor
mplementation of IEEE 802.11 a WLAN Baseband Processor
Design of Simple Spectrum Analyzer
resign of omipic opecular rusaryzer
Dual-Purpose Real/Complex Logarithmic Number System ALU
An Efficient Architecture for 2-D Lifting-based Discrete Wavelet Transform.
Power-Efficient Pipelined Reconfigurable Fixed-Width Baugh-Wooley Multipliers
A Spurious-Power Suppression Technique for Multimedia/DSP Applications
Design of AES (Advanced Encryption Standard) Encryption and Decryption Algorithm with 128-bits Key Length
DDR3 based lookup circuit for high-performance network processing.
Multiplication Acceleration Through Twin Precision
2-bit RISC CPU Based on MIPS
High Speed Hardware Implementation of 1D DCT/IDCT
Efficient FPGA implementation of convolution
High Speed VLSI Architecture for General Linear Feedback Shift Register (LFSR) Structures
mplementation of a visible Watermarking in a secure still digital Camera using /LSI design
mplementation of FFT/IFFT Blocks for OFDM
Design and Synthesis of High speed CAM using Xilinx Spartan3E
A All Pool

www.mycollegeproject.com 23731030

Ph: +91 9490219339, 040-

Ameerpet: A-8, 2nd floor, Eureka court, beside Image hospital, Ameerpet, HYDERABAD – 73. **Dilsukhnagar:** 203, Sreemaan Rama Towers, Opp: Kalanikethan, Chaitanyapuri, Dilsukhnagar, Hyderabad-62. **Santoshnagar:** Opp: Big Bazaar, Santoshnagar X-Roads, HYDERABAD – 59.



25	Embedded a low area 32 bit AES for image encryption and decryption application
26	Implementation of a visible water marking in a secure still digital camera using VLSI design
27	Design and Implementation of a 64-bit RISC Processor using VHDL
28	Design and Implementation of Wi-Fi MAC Transmit Protocol using VHDL
29	High speed parallel architecture for cyclic convolution based on FNT
30	A ParalleYPipelined Algorithm for the Computation of MDCT and IMDCT
31	Integrated Design of AES (Advanced Encryption Standard) Encrypter and Decrypter
32	A Memory-efficient Huffman Decoding Algorithm
33	Minimization of Switching Activities of Partial Products for Designing Low-Power Multipliers
34	A New High-Speed Architectur <mark>e for Re</mark> ed-Solomon Decoder
35	Design and Implementation of Efficient Systolic Array Architecture for DWT (Discrete Wavelet Transform)
36	Design and Implementation of 10/100 Mbps (Mega bits per second) Etherne Switch for Network applications (Verilog)
37	Design and Implementation of USB 2.0 Transceiver Macro-cell Interface (UTMI (VHDL)
38	Advanced Design Verification methods using VHDL code modification
39	Design and Implementation of Bloom filter using Xilinx ISE
40	A Reusable Distributed Arithmetic Architecture for FIR Filtering
41	Effective Uses of FPGAs for Brute-ForceAttack on RC4 Ciphers USING VHDL
42	Design and synthesis of vhdl Based Cost-Efficient SHA Hardware Accelerators
43	AMBA AHB Bus Protocol Checker with Efficient Debugging Mechanism
44	Asynchronous Computing in Sense Amplifier-based Pass Transistor Logic
45	FPGA implementation of Extended Tiny Encryption Algorithm (XTEA) fo Pervasive
46	Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing
47	Implementation of a Multi-channel UART Controller Based on FIFO Technique and FPGA
48	IMPLEMENTATION OF A FFT/IFFT MODULE ON FPGA: COMPARISON OF

www.mycollegeproject.com 23731030

Ph: +91 9490219339, 040-

Ameerpet: A-8, 2nd floor, Eureka court, beside Image hospital, Ameerpet, HYDERABAD – 73. **Dilsukhnagar:** 203, Sreemaan Rama Towers, Opp: Kalanikethan, Chaitanyapuri, Dilsukhnagar, Hyderabad-62. **Santoshnagar:** Opp: Big Bazaar, Santoshnagar X-Roads, HYDERABAD – 59.



A Versatile Multimedia Functional Unit Design Using the Spurious Power Suppression Technique (Verilog) Design and Implementation of Digital low power base band processor for RFID Tags (Verilog) Design and Implementation of Reversible Watermarking for JPEG2000 Standard FPGA Implementation of 3D Discrete Wavelet Transform for Real-Time Medical Imaging Design and Implementation of High Speed DDR SDRAM (Dual Data Rate Synchronously Dynamic RAM) Controller (VHDL) High Performance Complex Number Multiplier Using Booth-Wallace Algorithm High Speed Parallel CRC Implementation Based On Unfolding, Pipelining and Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Design of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of Triple Data Encryption Standard (DES) Design of Iolated Elevator Controller Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller Design of 8-Bit Pico Processor		METHODOLOGIES
Suppression Technique (Verilog) Design and Implementation of Digital low power base band processor for RFID Tags (Verilog) Design and Implementation of Reversible Watermarking for JPEG2000 Standard FPGA Implementation of 3D Discrete Wavelet Transform for Real-Time Medical Imaging Design and Implementation of High Speed DDR SDRAM (Dual Data Rate Synchronously Dynamic RAM) Controller (VHDL) Design and Implementation of Lossless DWT/IDWT for Medical Images High Performance Complex Number Multiplier Using Booth-Wallace Algorithm High Speed Parallel CRC Implementation Based On Unfolding, Pipelining and Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Design of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of Triple Data Encryption Standard (DES) Design of Tobula Elevator Controller Design of Dual Elevator Controller Design of Data ATM (Automated Teller Machine) Controller		METHODOLOGIES
Tags (Verilog) Design and Implementation of Reversible Watermarking for JPEG2000 Standard FPGA Implementation of 3D Discrete Wavelet Transform for Real-Time Medical Imaging Design and Implementation of High Speed DDR SDRAM (Dual Data Rate Synchronously Dynamic RAM) Controller (VHDL) Design and Implementation of Lossless DWT/IDWT for Medical Images High Performance Complex Number Multiplier Using Booth-Wallace Algorithm High Speed Parallel CRC Implementation Based On Unfolding, Pipelining and Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Design of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	49	
FPGA Implementation of 3D Discrete Wavelet Transform for Real-Time Medical Imaging Design and Implementation of High Speed DDR SDRAM (Dual Data Rate Synchronously Dynamic RAM) Controller (VHDL) Design and Implementation of Lossless DWT/IDWT for Medical Images High Performance Complex Number Multiplier Using Booth-Wallace Algorithm High Speed Parallel CRC Implementation Based On Unfolding, Pipelining and Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Design of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	50	
Imaging Design and Implementation of High Speed DDR SDRAM (Dual Data Rate Synchronously Dynamic RAM) Controller (VHDL) Design and Implementation of Lossless DWT/IDWT for Medical Images High Performance Complex Number Multiplier Using Booth-Wallare Algorithm High Speed Parallel CRC Implementation Based On Unfolding, Pipelining and Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Design of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block Design of Data Encryption Standard (DES) Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	51	Design and Implementation of Reversible Watermarking for JPEG2000 Standard
Synchronously Dynamic RAM) Controller (VHDL) Design and Implementation of Lossless DWT/IDWT for Medical Images High Performance Complex Number Multiplier Using Booth-Wallace Algorithm High Speed Parallel CRC Implementation Based On Unfolding, Pipelining and Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Besign of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block Design of Data Encryption Standard (DES) Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	52	<u> </u>
High Performance Complex Number Multiplier Using Booth-Wallace Algorithm High Speed Parallel CRC Implementation Based On Unfolding, Pipelining and Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Besign of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	53	
High Speed Parallel CRC Implementation Based On Unfolding, Pipelining and Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Design of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	54	Design and Implementation of Lossless DWT/IDWT for Medical Images
Retiming A HIGH PERFORMANCE VLSI FFT ARCHITECTURE Design of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	55	High Performance Complex Number Multiplier Using Booth-Wallace Algorithm
Design of an Bus Bridge between OCP and AHB Protocol (VHDL) Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	56	
Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	57	A HIGH PERFORMANCE VLSI FFT ARCHITECTURE
Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block Design of Data Encryption Standard (DES) Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	58	Design of an Bus Bridge between OCP and AHB Protocol (VHDL)
61 Design of Data Encryption Standard (DES) 62 Design of Distributed Arithmetic FIR Filter 63 Design of Universal Asynchronous Receiver Transmitter (UART) 64 Design of Triple Data Encryption Standard (DES) 65 Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm 66 Design of Dual Elevator Controller 67 Design of an ATM (Automated Teller Machine) Controller	59	Design of Gigabit Ethernet MAC (Medium Access Control) Transmitter
Design of Distributed Arithmetic FIR Filter Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	60	Design of an AMBA-Advanced High performance Bus (AHB) Protocol IP Block
Design of Universal Asynchronous Receiver Transmitter (UART) Design of Triple Data Encryption Standard (DES) Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller	61	Design of Data Encryption Standard (DES)
64 Design of Triple Data Encryption Standard (DES) 65 Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm 66 Design of Dual Elevator Controller 67 Design of an ATM (Automated Teller Machine) Controller	62	Design of Distributed Arithmetic FIR Filter
 Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm Design of Dual Elevator Controller Design of an ATM (Automated Teller Machine) Controller 	63	Design of Universal Asynchronous Receiver Transmitter (UART)
66 Design of Dual Elevator Controller 67 Design of an ATM (Automated Teller Machine) Controller	64	Design of Triple Data Encryption Standard (DES)
67 Design of an ATM (Automated Teller Machine) Controller	65	Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm
	66	Design of Dual Elevator Controller
68 Design of 8-Bit Pico Processor	67	Design of an ATM (Automated Teller Machine) Controller
	68	Design of 8-Bit Pico Processor

www.mycollegeproject.com

Ph: +91 9490219339, 040-

23731030

A-8, 2nd floor, Eureka court, beside Image hospital, Ameerpet, HYDERABAD – 73. Ameerpet: Dilsukhnagar: 203, Sreemaan Rama Towers, Opp: Kalanikethan, Chaitanyapuri, Dilsukhnagar, Hyderabad-62. Santoshnagar: Opp: Big Bazaar, Santoshnagar X-Roads, HYDERABAD – 59.



69	Design of JPEG Image compression standard
70	Design of Digital FM Receiver using PLL (Phase Locked Loop)
71	Design of 16-bit QPSK (Quadrature Phase Shift Keying)
72	Design of 16-bit QAM (Quadrature Amplitude Modulation) Modulator
73	Design of AES (Advanced Encryption Standard) Encryption Algorithm with 128-bits Key Length
74	Design of RS-232 System Controller
75	Design of Floating-Point Multiplier using IEEE-754 Standard
76	Design of CRC (Cyclic Redundancy Check) Generator Design and Implementation of OFDM Transmitter Design of 8-bit Microcontroller
77	Design and Implementation of OFDM Transmitter
78	Design of 8-bit Microcontroller
79	Design and synthesis of ALU, Verification using Advanced design Verification Technique
80	Design Synthesis and Verification of Simple All Digital FM Receiver using Xilinx FPGA
81	Design, simulation and Synthesis of CPU 8086 using Xilinx FPGA
82	Design and Verification of PCI-Express Bus
83	Design of UART Simulation and Synthesis using Xilinx FPGA
84	Design and Verification of 8 bit Hamming Encoder and Decoder.
85	Design and Verification of Modified Booths Algorithm-Synthesis using Xilinx ISE
86	5x4Gbps 0.35 Micron CMOS CRC Generator Designed With Standard Cells
87	Design and Verification of CACHE COHERENCE MEMORY.
88	Design and Synthesis of MICRO UART using Xilinx spartan3E
89	IMPLEMENTATION OF ETHERNET TRIMODE MAC
90	Design Synthesis and Verification of PCI EXPRESS using Xilinx FPGA

www.mycollegeproject.com 23731030

Ph: +91 9490219339, 040-

Ameerpet: A-8, 2nd floor, Eureka court, beside Image hospital, Ameerpet, HYDERABAD – 73. **Dilsukhnagar:** 203, Sreemaan Rama Towers, Opp: Kalanikethan, Chaitanyapuri, Dilsukhnagar, Hyderabad-62. **Santoshnagar:** Opp: Big Bazaar, Santoshnagar X-Roads, HYDERABAD – 59.



	·		
91	Design and Verification of ADAPTIVE FILTER		
92	Design and Synthesis of DIGITAL INSTANTANEOUS FREQUENCY		
	MEASUREMENT PROCESSOR		
93	Low Power Register Exchange Viterbi Decoder For Wireless Applications		
94	PPI - Programmable Peripheral Interface		
95	Triple –DES Encryption and Decryption core using		
96	Design and Verification of Bluetooth Base Band Controller.		
97	Implementation of frame synchronizer using verilog		
98	. Design and Synthesis of DIGITAL INSTANTANEOUS FREQUENCY		
30	MEASUREMENT PROCESSOR		
	Design and Verification of "IMPROVING MULTIPLIER DESIGN BY USING		
99	IMPROVED COLUMN COMPRESSION TREE AND OPTIMIZED FINAL		
	ADDER IN CMOS TECHNOLOGY		
100	Double Precision Floating Point Core		
4			